Master Vivado timing analysis using TCL commands to query pins, cells, clocks, and calculate worst negative slack on FPGA paths.